1996-12-21 - Re: Instruction Sets which are tough to emulate
Header Data
From: dlv@bwalk.dm.com (Dr.Dimitri Vulis KOTM)
To: cypherpunks@toad.com
Message Hash: b0c1519b4151f8e64600edf509eb43a92beeff007b949964823c839dd6779adf
Message ID: <uckaZD36w165w@bwalk.dm.com>
Reply To: <v02140b00aee102e02f71@[192.0.2.1]>
UTC Datetime: 1996-12-21 15:10:13 UTC
Raw Date: Sat, 21 Dec 1996 07:10:13 -0800 (PST)
Raw message
From: dlv@bwalk.dm.com (Dr.Dimitri Vulis KOTM)
Date: Sat, 21 Dec 1996 07:10:13 -0800 (PST)
To: cypherpunks@toad.com
Subject: Re: Instruction Sets which are tough to emulate
In-Reply-To: <v02140b00aee102e02f71@[192.0.2.1]>
Message-ID: <uckaZD36w165w@bwalk.dm.com>
MIME-Version: 1.0
Content-Type: text/plain
ph@netcom.com (Peter Hendrickson) writes:
> I'm guessing there are a bunch of ways to make a processor hard
> to emulate.
>
> For instance, you can make the registers 65 bits wide.
>
> Can anybody think of some more?
Why would 65 bit registers make the processor hard(er) to emulate?
---
Dr.Dimitri Vulis KOTM
Brighton Beach Boardwalk BBS, Forest Hills, N.Y.: +1-718-261-2013, 14.4Kbps
Thread
Return to December 1996
- Return to “dlv@bwalk.dm.com (Dr.Dimitri Vulis KOTM)”
Return to “ph@netcom.com (Peter Hendrickson)”
- 1996-12-21 (Fri, 20 Dec 1996 19:06:38 -0800 (PST)) - Instruction Sets which are tough to emulate - ph@netcom.com (Peter Hendrickson)
- 1996-12-21 (Sat, 21 Dec 1996 07:10:13 -0800 (PST)) - Re: Instruction Sets which are tough to emulate - dlv@bwalk.dm.com (Dr.Dimitri Vulis KOTM)